ligang/vpp
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

buffers: improve cache occupancy

Browse Source 
Adjust buffer allocation so it always have odd number of cache lines.
That should result in better distribution of cachelines among cache sets.

Type: improvement
Change-Id: I0d39d4cf01cff36ad6f70a700730823a96448c22
Signed-off-by: Damjan Marion <damarion@cisco.com>
This commit is contained in:
Damjan Marion
2020-09-04 12:34:58 +02:00
committed by Damjan Marion
parent 93a7f63943
commit 0be1b764a3
1 changed files with 8 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
src/vlib/buffer.c
View File

@ -507,8 +507,14 @@ vlib_buffer_chain_append_data_with_alloc (vlib_main_t * vm,
static uword
vlib_buffer_alloc_size (uword ext_hdr_size, uword data_size)
{
return CLIB_CACHE_LINE_ROUND (ext_hdr_size + sizeof (vlib_buffer_t) +
data_size);
uword alloc_size = ext_hdr_size + sizeof (vlib_buffer_t) + data_size;
alloc_size = CLIB_CACHE_LINE_ROUND (alloc_size);
/* in case when we have even number of cachelines, we add one more for
* better cache occupancy */
alloc_size |= CLIB_CACHE_LINE_BYTES;
return alloc_size;
}
u8